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Machine learning is a rapidly accelerating tool and technology used for countless applications in 
the modern world. There are many digital algorithms to deploy a machine learning program, but 
the most advanced and well-known algorithm is the artificial neural network (ANN). While 
ANNs demonstrate impressive reinforcement learning behaviors, they require large power 
consumption to operate. Therefore, an analog spiking neural network (SNN) implementing spike 
timing-dependent plasticity is proposed, developed, and tested to demonstrate equivalent 
learning abilities with fractional power consumption compared to its digital adversary. 
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1.1 Machine Learning Applications 
 
Machine learning is a branch in the space of artificial intelligence that interprets data and calculates 
conclusions and trends from said data without the support of humans in the loop. There are many 
different types of a machine learning algorithms, but the main ones are unsupervised, supervised, 
and reinforcement learning. These algorithms have proven to show human-like intelligence, and 
in some cases, beyond the scope of our understanding [1]. Examples of this include mastering 
ancient games like Go or Chess. In 4 hours, Google DeepMind’s AlphaZero taught itself through 
reinforcement learning and rapid self-play how to play chess at a level far beyond the world’s best 
grandmaster [1]. Humans have been collecting data and strategies on the game of chess for over 
thousands of years, yet AlphaZero was able to teach itself similar strategies and ones not yet 
discovered by humans with no input from humans [1]. Machine learning algorithms have 
demonstrated superior prowess in the medical world as well. One case used reinforcement learning 
to analyze mammography to accurately detect breast cancer [2]. Machine learning is also used to 
autonomously drive vehicles through visual object identification and reinforced learning from 
other vehicles on the road [3]. 
1.2 Artificial Neural Network Power 
 
It is clear that machine learning has an important role in our society and its future. The structure 
that supports most of these reinforced machine learning algorithms is called an artificial neural 
network. 
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Figure 1.1 - Artificial Neural Network [16] 
 
These structures as seen in Figure 1.1 consist of several linear perceptrons, also known as neurons 
that accumulate signals and return a value that is passed on to the next layer of neurons. ANNs 
look and behave in a similar way to that of the human brain and all its inter-weaving neurons. 
When an ANN consists of more than 2 layers of neurons, it is considered to be a deep neural 
network (DNN). DNNs are great at detecting patterns in obscure data, determining optimal 
solutions to complex situations, and many other super-human like learning capabilities [1]; 
however, as the parameters to the problem increase, the number of computations and amount of 
power required support the algorithm rise exponentially.  This is due to the methods used to 
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calculate millions of binary floating-point operations a second on a synchronous clock. For a 
typical graphics processing unit (GPU) to implement object recognition using a DNN, it will take 
an estimated 160 Watts and an estimated 75 Watts for a central processing unit (CPU) [6]. For the 
human brain though, it takes only 20 Watts to employ object recognition. The brain is not only 
employing object recognition with 20 Watts; it is also responsible for all the function in the brain 
with just 20 Watts. These functions include balance, thinking, learning, emotions, speech, 
breathing, etc. All being controlled by the brain with 20 Watts [6]. There is a big power gap 
between the state-of-the-art machine learning algorithms and the methods the brain uses to learn. 
The next section will explain the brain’s learning mechanisms and how it differs from a standard 
DNN. 
1.3 The Brain’s Learning Mechanics 
 
The brain is composed of an estimated 100 billion cells called neurons [6].  
 
Figure 1.2 – Neuron [17] 
   
 4 
The neuron cell collects electrochemical charges in the soma via received signals on its dendrites. 
Once the cell reaches its threshold potential, it releases what is known as an action potential. A 
spike of electrochemical charge is sent through its axon and to its axon terminals. These axon 
terminals connect to other dendrites of other neuron cells through a synapse. 
 
Figure 1.3 - Biological Synapse [15] 
 
The strength of the signal sent is largely controlled through the synaptic weight of the synapse. 
The synaptic weight is controlled through a timing scheme called spike timing dependent plasticity 
(STDP). STDP is a simple rule that controls the synaptic weight through the timing of the previous 
and post neuron spikes as seen in Figure 1.4. If an input spike is consistently followed by a spike 
on the neuron in the next layer, a stronger connection will be formed making it more likely for the 
previous neuron to cause a spike in the next layer of neurons due to its stronger synaptic weight. 
If an output spike is observed on the post neuron followed by a spike on the previous neuron, the 
synaptic weight will decrease which will uncorrelated the connection. Through STDP, the brain is 
able to correlate and uncorrelated spikes from neurons. 
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Figure 1.4 -  Spike Timing Dependent Plasticity (STDP) [2]. 
 
 
Figure 1.5. STDP Symbols 
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The time difference in the spikes controls the change in synaptic weight. The closer the spikes are, 
the more severe the weight change is, because the cells are forming a strong correlation with each 
other. If a previous spike or post spike occurs without the other, then there is no correlation to be 
made; therefore, the synaptic weight will be unaffected. Figure 1.4 represents the change in 
synaptic weight with respect to the timing of the spikes. With these simple mechanics and a very 
large net infrastructure of neurons, intelligence emerges. 
1.4 Spiking Neural Network 
 
In order to create a potent machine learning algorithm that competes with the computational power 
of a DNN but also maintains the efficiency and simplicity of the biological brain, a deep spiking 
neural network (SNN) implementing STDP on 65 nm CMOS technology is proposed. The design 
will seek to emulate the behavior of the biological neurons and synapses through circuitry 
demonstrating similar learning capabilities as a DNN. Figure 1.6 portrays a basic configuration for 
an SNN. In a feed-forward fashion the SNN will receive analog spike signals via the input layer 
neurons. These neurons will accumulate charge and produce spikes that propagate throughout the 
rest of the network. Through repeated stimulation, the SNN is able to form correlations between 
spikes in the neurons. This makes it easier for the SNN to propagate familiar spikes. Training an 
SNN with example spikes that represent data with a specific pattern, will make it easier for the 
SNN to detect that same pattern with future spikes. 
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Figure 1.6 - Spiking Neural Network. 
 
1.5 Potential Benefits and Applications 
 
SNNs demonstrate low power consumption, quick inference on data patterns, and asynchronous 
event-driven information processing [6]. This makes them good for deep neural network 
implementations on battery-powered devices such as smart phones [18]. Many smart phones have 
neural engine chips designed to handle ANN tasks such as facial recognition, speech-to-text, and 
optimized battery-usage patterns. SNNs could potentially extend battery life by replace the neural 
engine used for these applications. Energy efficient hardware for implementing DNNs are 
becoming of great interest for the application of automated driving [18]. 
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2. Design and Simulation 
 
2.1 Leaky Integrate and Fire Neuron 
 
The base element for an SNN is the neuron component. To realize a similar function to the 
biological neuron, a common type of CMOS implementation known as the leaky integrate and fire 
(LIF) neuron was selected. The goal of this design is to imitate the functions of the soma, dendrites, 
and axon of the biological neuron through integrating input spikes to accumulate charge on the 
membrane node. Once the charge crosses the threshold potential set by Vref, the LIF neuron will 
fire a signal on its output. The output signal is provided by a comparator with a hysteresis of 50 
mV to provide a biologically similar spike. When the comparator goes high, the transmission gate 
on the membrane voltage is activated which drains the charge on the membrane capacitor causing 
a refractory period. A refractory period is a section of time after a neuron fires that it is non-
operational. This is to allow the neuron to reach its resting potential before receiving more spikes. 
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Figure 2.1 -  LIF 
 
Other papers [6] [7] propose a complex Izhikevich model that incorporate many patterns of 
neurons such as the regular spiking (RS), fast spiking (FS), low threshold spike (LTS) and many 
others [6]; however, it is more difficult to produce a very large scale integration (VLSI) of these 
types of models, due to their large complexity. Therefore, a simple LIF design with a basic regular 
spiking mechanic was chosen to help lower the complexity and increase the density allowing for 
a larger scale integration for an SNN. With fewer parameters to adjust, it is easier to fine-tune the 
network. 
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Figure 2.2 - LIF Layout 
 
The layout for the LIF neuron uses a 212 metal-oxide-metal (MOM) fF capacitor to hold the charge 
for the membrane. MOM capacitors are constructed through multiple stacked layers of metal 
fingers that create a high density capacitance for analog integrated circuits. The widths of 
transistors were kept at minimum width equivalent PMOS to NMOS ratios. The minimum widths 
and lengths for the transistors were 200 nm and 60 nm respectively.  
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Figure 2.3 - LIF Neuron Waveforms 
 
 Figure 2.3 shows a simple transient simulation showing the behavior of the LIF neuron. 1 ns width 
spikes are used to allow for an easier grasp on how the voltage for the membrane accumulates the 
charge. As the input spikes arrive, the LIF neuron membrane voltage increments until it crosses 
the set threshold voltage of 250 mV. After crossing the threshold, the LIF neuron fires a spike on 
the output. The spike then depletes the membrane voltage to its resting potential around 100 mV. 
The input spikes can vary on widths and timing. It will cause the membrane voltage to accumulate 
and fire faster or slower depending on the type of spike sent to the neuron.  
 




The comparator design is also kept simple to allow for a high density in the layout. A differential 
pair supplied by a bias transistor and loaded with a PMOS current mirror provides high voltage 
swings. The output goes to a simple output stage followed by 4 inverters. The inverters serve to 
saturate the output and to delay the signal, which delays the draining of the membrane voltage. 
This creates a longer refractory period that more closely resembles a biological neuronal refractory 
period.  
 
Figure 2.4 - Comparator 
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2.3 Spike Timing-Dependent Plasticity 
 
Spike timing-dependent plasticity (STDP) is crucial to the SNNs ability to draw conclusions from 
patterns in data. The timing of the spikes from the previous and post neuron will control the weight 
value stored in the weight capacitor. The charge on the weight capacitor will be unaffected if only 
one neuron spikes in the chain. Both need to spike in close proximity to each other to have an 
effect on the weight value. The design chosen took inspiration from the work of Saeki [21]. Both 
works use a similar structure control the flow of current depending on the timing of the pre and 
post synapse spikes as can be seen in Figure 2.5. The structure formed by Q10, Q15, Q16, and C2 
act as an integrator that holds the value of the spike for longer than the duration of the spike. In 
this work, feedback loops via the U7, U8, U9, and U10 inverters were added to shut down the 
other synapse’s integrator to prevent noise caused by another spike. If the pre synapse spike was 
received first, the post synapse integrator would be disabled so that when the post synapse arrives, 
the integrator would not disturb the circuit’s functionality. In the other work [21], there is no way 
for the STDP to depress its weight other than leakage inn the weight capacitor; however, in this 
work, a path to ground via Q20 and Q21 was added to allow depression of the weight. This was 
done to speed up the process for the SNN as a whole to uncorrelated neuron spikes, which 
ultimately increase the speed that the SNN learns. The weight charge in the capacitor will also 
depress its value through leakage as well if unstimulated for a long duration. 
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Figure 2.5 - STDP Schematic 
 
If the pre synapse spike is received first and the post synapse shortly after, then an expected 
decrement of the weight value should be observed. In this scenario Q17 is activated which will 
deplete the charge on C3 activating Q18. This allows current to flow through the Q19 and Q20 
current mirror. Then once the post synapse arrives Q21 is activated allowing current to flow from 
the weight charge on C4 to ground thus decrementing the weight value. A similar but opposite 
procedure is observed when the post synapse arrives before the pre synapse.  
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Figure 2.6 -  STDP Layout 
 
The layout for the STDP circuit in Figure 2.6 uses minimum width transistors and 40 fF NMOS 
capacitors. The design is compact and modular to allow for easy VLSI layout. 
   
 16 
 
Figure 2.7 - STDP Potentiation and Depression 
 
The simulations in Figure 2.7 demonstrate the functionality of the STDP circuit. A depression or 
increase in weight is observed when the post synapse arrives before the pre synapse, and a 
potentiation or decrease in weight is observed when the pre synapse arrives before the post 
synapse. These simple rules allow for the SNN to update the weights with the architecture that 
allow pattern recognition on a grand scale. Several simulations were ran at different timings to 
demonstrate the STDP curve described in Equation 1. 
 








)      𝑖𝑓 𝛥𝑡 < 0
     (1)[14] 
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Figure 2.8 - Simulated STDP Curve 
 
Figure 2.8 shows the change in synaptic weight of the STDP circuit with respect to the difference 
in the timing of pre and post synaptic spikes. The severity of the change in weight increased as the 
time difference got smaller, and the change in weight diminished as the spike timings became 
further separated. This demonstrates excellent functionality for the STDP circuit, which will 
ultimately provide the backbone for the learning mechanism of the SNN. 
2.4 Activation Function Circuit 
 
To realize the weight value calculated in the STDP circuit, an activation function is required. In 
some papers [1], an OTA and Miller integrator are used to incorporate the weight value of the 
STDP circuit to control the effectiveness of input spikes on the membrane voltage. However, to 
further reduce the complexity of operations and increase the density of the SNN architecture, a 
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simple PMOS transistor was selected to act as the activation function for the STDP circuit. The 
PMOS also provides a great transfer function for the voltage values that the STDP schematic 
operates optimally in: around 100 mV to 600 mV. The weight value calculated by the STDP circuit 
will be applied to the gate of the PMOS, adjusting the possible amplitude of an input spike to affect 
the membrane voltage. If given a large amplitude spike on the input from a previous neuron, the 
weight will attenuate the amplitude on the output of the activation transistor. This simulates the 
synapse’s ability to transmit signals to the next layer of neurons. 
 
Figure 2.9 - Activation Function 
 
Figure 2.9 shows the transfer function for a PMOS transistor. The output voltage represents the 
maximum amplitude of a spike that the neuron is capable of receiving, which will control the 
effectiveness for that spike to increase the voltage membrane. The weight waveform represents 
the synaptic weight in the STDP circuit. It is observed that past 600 mV, the maximum output 
voltage for an input spike is approaching 0 V; however, from 0 V to 600 mV, the maximum 
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output voltage is between 100 mV and 800 mV. The values in this range will never render a 
synapse useless to the neuron input, but it will be capable of minimizing the effect of a spike. 
Because the STDP circuit’s operational range is 0 mV to 600 mV by design and the PMOS 
transistor converts this range to 100 mV to 800 mV maximum amplitude for the input of the 
neuron, a PMOS transistor is a good design choice for the activation function. The PMOS 
transfer function is similar to a popular activation function in ANNs called the sigmoid function. 
These functions are good because they force the cumulated values of the neuron to be within a 
range that works best for the architecture. 
2.5 SNN Architecture 
 
The spiking neural network architecture chosen for the design was a 10 by 6 by 2 composition. 
This means that there will be 10 inputs that are capable of receiving and transmitting asynchronous 
analog spikes. These inputs will be sent to the first layer of 10 neurons that will accumulate charge 
and fire signals throughout the rest of the SNN architecture. The hidden layer will be composed of 
6 neurons. These will form the non-linear inferences from abstract data. There is an STDP circuit 
represented by the blue lines in figure 2.10. Because there is an STDP circuit for every possible 
connection between neurons in adjacent layers, the area for SNNs increases exponentially with the 
amount of neurons in the architecture.  
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Figure 2.10 - SNN Architecture 
 
The second layer, also known as the hidden layer, will accumulate charges and send signals to the 
inputs of the final layer of 2 neurons. These neurons will then send their outputs to the pins of the 
chip signifying the answer to the proposed problem of 10 input spikes. The amount in the first 
layer was determined by the amount of available pins on the chip to connect to; so a feed-forward 
SNN had to be created around this limitation. The amount of neurons in the hidden layer was 
determined through optimization in simulations of the proposed SNN through the Brian2 python 
library. This library is a SNN simulator that allows the physical calculations of electrical properties 
in an SNN. Six neurons in the hidden layer yielded the best performance during simulations. The 
output layer was also limited by the amount of pins left on the chip. Two neurons were provided 
on the output to allow for a possibility of four different outcomes the SNN can provide.  
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Figure 2.11 SNN Layout 
 
Figure 2.12 shows the layout with 10 neurons on the first layer in the blue box followed by 60 
STDP nodes that connect each neuron on the first layer to each neuron on the 2nd layer. The red 
box shows the hidden layer containing 6 neurons. Then, there are 12 STDP nodes that connect 
each neuron on the hidden layer to each neuron on the output layer. The layout was constructed to 
be as compact as possible to demonstrate the high-density capabilities of the SNN.  
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Figure 2.12. SNN Layout Zones 
 
Each box in the layout of Figure 2.12 contains the neurons of the SNN, and in between each box 
is the array of STDP circuits that control the weight value of the synapse for every connection of 
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3. Measurement Results 
 
The testbench for this design will strive to do accomplish two things: demonstrate functionality 
and measure power consumption. To accomplish this, a printed circuit board was designed to host 
the chip. To feed the chip data in the form of analog spikes, a microcontroller capable of decoding 
data into the spikes was necessary. The following sub sections will walk through the design process 
and decisions made to produce an accurate test bench for the SNN chip. 
3.1 PCB 
 
The 4 power ports at the bottom of Figure 3.1 are used to provide DC signals from a DC source 
for the VDD, GND, Vbias, and Vref nodes of the chip.   
 
Figure 3.1 - Testbench PCB 
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The female header pins in the red box are for the input signals from the microcontroller. There are 
12 total pins. 10 of the pins are for the input signals from the microcontroller. The 11th pin is used 
for 3.3 V and the 12th pin is used for GND. The spike attenuation section in the yellow box is for 
controlling the amplitude of the spike from the microcontroller GPIO input spikes. They act as 
pass transistors limiting the output to the supplied VDD of the board. The pass transistors also 
smooth out the signal to create a more organic spike before delivering to the SNN chip. There are 
buffers on the output of the chip to remove the capacitive load from the output pins. The buffers 
also create a more obvious spike from the output of the chip. There are several test points on the 
inputs and outputs to make it easier for troubleshooting.  
3.2 Hardware  
 
The microcontroller chosen for the testbench was the Raspberry Pi 4 which uses an ARM Cortex-
A72. It comes with 20 GPIO pins that make it easy to interface with the 10 input spikes on the 
SNN chip. DietPi OS was flashed to Raspberry Pi to create a more light-weight Linux 
environment, so more power could be devoted to the testing program. Since the program was 
running at high speeds, it is necessary to create as much head room for processing power and 
prevent overheating.  
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The programming language used to create and send the spikes to the chip was Python. The program 
written was responsible for generating groups of data that will be sent to the chip for training and 
then followed by groups of data that will be sent to the chip for testing. The goal will be to see if 
the chip can detect patterns in the data and spike when it detects a data point that matches what it 
was trained to detect. The popular test to train and test DNNs and SNNs is the non-linear separable 
radial clustering test. For a machine learning algorithm to properly classify the data in a non-linear 
separable test, it must be able to draw inferences from combinations of input data in a non-linear 
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fashion. It is currently impossible for a 2-layer network to classify non-linear inseparable data 
because it is unable to use a higher complexity than a linear classifier, and a linear classifier is not 
capable of properly separating the data seen in Figure 3.3 with a line.  Therefore, a hidden layer 
between the input and output layer is required to create a higher complexity classifier. If a machine 
learning algorithm demonstrates the ability to classify the radial clustering data, it will have also 
demonstrated its capabilities to draw inferences in complex data that are hard to code in normal 
procedural programs. This inferencing ability is the reason one would use a DNN / SNN. 
The program written will generate 2 groups of data as seen in Figure 3.3. Group 1 will be a 
collection of data with a small radius located in the middle of the graph. Group 2 will be a 
collection of data points around the perimeter of the graph. There is a slight separation of the data 
points but there will be no overlapping group sections. A Group 1 point will not have a chance to 
spawn in a Group 2 section area. Random variances were applied to the data points to control the 
amount of randomness in the data points. There needs to be enough variance to create uncertainty 
in the data, but not so much that it is impossible to determine which group a corresponding data 
point belongs to.  
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Figure 3.3 - Generated Non-linear Radial Groups 
 
The X and Y values of the generated points are then converted into respective 5 bit binary as seen 
in Figure 3.4. These bits control which neurons on the input layer will receive a spike. This 
collection of spikes on the input layer will represent the data generated by the program.  
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Figure 3.4 -  Encoding Spikes 
 
Because the process of converting X and Y coordinates to respective spikes takes processing, all 
the training spikes and testing spikes are pre-compiled in an array before sending to the chip so 
that the timing of the spikes is consistent. Because toggling the GPIO pins through Python is done 
procedurally, each spike is pulsed at different times. To counter this, a special library was used to 
send lists of GPIO’s to pulse simultaneously. The GPIOs needed to be constructed as a list in 
python before passing to the OS of the board. This changes the procedure for toggling GPIOs. 
Instead of toggling one GPIO at a time, the OS will compile each GPIO in the list before signaling 
them to toggle. This allows the Raspberry Pi to send multiple spikes to the input layer of the SNN 
at the same time as opposed to separated by 400 ns per input spike. 
 




4.1 Output Spike 
 
The first and most important experiment was to rapidly stimulate one of the inputs of the chip until 
a spike was observed on the output. This is simply to see if the chip is functional and capable of 
producing a spike as an output when given multiple spikes on the same input neuron. Theoretically, 
this would strengthen the path for that input neuron to the point to where it could stimulate the 
final output. Figure 4.1 shows the output spike produced from the chip. 
 
Figure 4.1 - Observed Output Spike 
 
The energy of this spike was measured to be on average 2.1 pJ/spike. Energy per spike is a 
standard measurement for energy consumption of SNNs, because they consume most of their 
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energy during an event. An event is a synaptic operation and/or a spike of a neuron. The lower 
the spike energy, the better the SNN will scale and the more viable it will be to replace a DNN 
for a given application.  
4.2 Proof of Learning 
 
Since the chip demonstrated basic functionality, the next test was to determine learning capabilities 
of the SNN. The microcontroller will feed Group 1 testing data to the SNN, then after training, it 
will send Group 2 data for testing. Theoretically since the SNN was trained on group 1 data, the 
SNN will not recognize the Group 2 data and will not produce spikes on the output. The following 
waveform on Figure4.2 shows the results from this test. The red bars visually show the sections 
where the network was being trained and tested. The yellow waveform is one of the 10 input spikes 
being sent to the chip. The blue waveform is the first output for the chip. This blue waveform could 
have been any of the 10 inputs on the chip. Its purpose is to show when the microcontroller is 
actively spiking the chip. 
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Figure 4.2 - Group 1 Training Group 2 Testing 
 
It is observed that the network did not spike on the first 4 of the 5 training spikes which was 
expected. the 5th spike demonstrates that the SNN became accustomed to the Group 2 data. This 
is a clue that the STDP circuits are functional on the chip, because it means that the synaptic 
strength of the Group 2 data paths became strong enough to create an output on the final layer of 
the SNN 
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The next experiment was in the same format; however, the SNN was tested using the same data it 
was trained on. Group 1 was used for training and Group 1 was used for testing. Theoretically, the 
SNN should spike often given that it is familiar with the pattern for Group 1 data. 
 
Figure 4.3 - Group 1 Training Group 1 Testing 
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It is observed in Figure 4.3 that during the testing section, the SNN spiked the majority of the time, 
which is considered a successful demonstration in the SNNs ability to learn patterns in data. This 
is another great indicator of the operability of the STDP circuits within the SNN. These tests 




The main test for this work is to demonstrate just how well the SNN architecture can learn patterns 
in data. To do this, a certain amount of training Group 1 spikes was given to the network followed 
by one test data point of either Group 1 or Group 2. For each amount of training spikes, the test 
was performed 20 times given at random 10 Group 1 data points and 10 Group 2 data points. If 
the SNN thinks the tested data point is Group 1, it will produce a spike; and it will produce no 
spike if it thinks it is Group 2. The following graph in Figure 4.4 shows the results of this 
experiment. 
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Figure 4.4 – Accuracy 
 
It is observed that the minimum accuracy with around 2 to 4 spikes achieves 50% accuracy. This 
is because the SNN has not received enough spikes to spike on the output; therefore, will always 
guess Group 2. As the SNN receives more training spikes (4-9) the SNN starts to learn the pattern 
for group 1 data points. It begins to spike when given a Group 1 data point and not spike when 
given a Group 2 data point. It is observed that given the SNN 10 or more spikes retrieves 
diminishing returns. This is hypothesized to be an effect of the leakage on the synaptic weight 
capacitor over time in the STDP circuits. The SNN is unable to fine tune the weight parameters to 
achieve higher accuracy. Another hypothesis is due to the low number of neurons and synapses in 
the SNN architecture. More layers and neurons would allow for greater inferences on the data, 
thus achieving higher accuracy. The SNN was not able to achieve higher than 85% accuracy on 
this test. To measure a more precise accuracy, 12 training spikes was chosen as the optimal amount 
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of spikes to train the network; and 50 data points were used for testing the network. An accuracy 
of 86% was achieved through this method. 
4.4 Literature Comparisons 
 
Table 1 shows the comparisons of energy consumption from single spike events. It is important to 
understand and optimize these metrics, because as the complexity of the SNN architecture 
increases, the amount of neurons and STDP circuit will multiply exponentially, and the effects of 
these parameters will be magnified exponentially. 
 
Table 1. Neuron Energy Consumption Comparisons 
 
 
The energy per spike compares well with the Cruz-Albrecht [4] work because a similar architecture 
is used for the neuron; however, this work uses an analog comparator instead of a transconductance 
amplifier to produce the output spikes. This was done to allow a faster recovery time and allow a 
faster spike rate at a cost of power. This work was able to reach a spike rate of 2.5 Mspikes/s and 
a low energy per spike relative to other works [19] [20].  
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In Table 2, other VLSI SNN architectures with the one designed in this paper. It can be observed 
that the number of neurons or synapses are a few orders of magnitude greater than the amount used 
for this work. This is because the other work [11][12][13] uses SRAM arrays to map spike inputs 
to their intended neurons and map synaptic weight values to their respective synapse circuits. 
Developing the SRAM arrays was outside the scope of this endeavor and not possible to achieve 
during the time frame of the development cycle. 
 
Table 2. VLSI SNN Comparisons 
 
 
The power per synaptic operation is a measure of energy for an STDP and spike operation of a 
single node. Since this work was limited on the number of pins for the chip, no pins were assigned 
to measure the energy consumption of an STDP operation; therefore, the value given is an 
estimated power consumption from simulation results and the hardware results obtained through 
testing. 
 




The SNN architecture for this work proved to be successful in learning complex non-linear data 
patterns and could therefore be implemented in many deep learning neural network applications; 
however, the accuracy for the architecture did not compare to the work of other SNNs developed 
in literature. This is hypothesized to be attributed to the lack in number of neurons and synapses. 
It is also attributed to the short-term memory of the weight values in the synaptic weight of the 
STDP circuits. Other papers [9][10] have used SRAM for storing the weight values digitally to 
prevent the decay of the synaptic weight. Making the aforementioned changes would theoretically 
make this design more accurate and more plausible for integrations with modern day technologies 
such as smart phones. The energy consumption on the device was accurate to the simulations, and 
if it were scaled up with the changes mentioned, there is potential for very low power applications 
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